

Fig.2







Fig.3












Fig.7










Fig.9

Fig.10





lower-order 2 coding circuit \$25 \$ <del>1</del>8 code compositing circuit P1F P0F P2F P3F 19 control signal generating circuit CIF , C2F V: ς, Vr3f Vr1f Vr2f 5 Vrb **S32 S33** श्च R32 \$ ₩ ₩ ₩ ₩ R34 ▼ Vr3c P3C  $|R24 \lessgtr S23|$ \$22 higher-order coding circuit ₹21 | | Vr2c 020 42 **S13** R12≶ R13≶ Vr1c <u>C10</u> <u>=</u> 두 **S02 S03** R04 ≫ **R**02 **R**03 **8**01

Fig.12 Prior Art

